Skip to main content

LinuxFoundationX: Computer Architecture with an Industrial RISC-V Core [RVfpga]

Get a practical introduction to using RISC-V computer architecture based on a RISC-V system-on-chip (SoC) targeted to a field-programmable gate array (FPGA) and to different simulation tools.

Computer Architecture with an Industrial RISC-V Core [RVfpga]
10 weeks
2–4 hours per week
Self-paced
Progress at your own speed
Free
Optional upgrade available

There is one session available:

After a course session ends, it will be archivedOpens in a new tab.
Starts Dec 1
Enroll
Computer Architecture with an Industrial RISC-V Core [RVfpga]

About this course

Skip About this course

RISC-V, an open-standard computer architecture, is transforming processor design and software/hardware co-design, including enabling open source hardware implementations. This means that software development can occur alongside hardware development, accelerating the design process. Enroll today to develop your understanding of the RISC-V architecture and its ecosystem and get familiar with the RISC-V cores and system-on-chip.

This course is for junior level or higher university computer science, electrical and computer engineers and other technical students as well as others who would like to learn and experiment with RISC-V.

Upon completion, learners should be able to use RISC-V to improve security, power consumption and performance of processors and help shape the future of computer architecture.

At a glance

  • Institution: LinuxFoundationX
  • Subject: Computer Science
  • Level: Intermediate
  • Prerequisites:
    • Learners should have a fundamental understanding of the following topics: digital logic design, high-level programming (such as C programming), assembly programming, RISC-V instruction set architecture, processor microarchitecture, and memory and input/output systems.
    • The software and optional hardware is supported in Linux, and most of it is also supported in Windows and macOS. A Ubuntu 22.04 Virtual Machine is also provided with everything installed on it, so that you can easily use all tools in a Linux environment (independently of the OS that you use in your computer) out-of-the-box. The course may be completed in simulation, so the hardware (the Nexys A7 FPGA board) is optional.
  • Language: English
  • Video Transcript: English

What you'll learn

Skip What you'll learn

  • Understand and be able to use the RISC-V Computer Architecture

  • Develop and compile C and RISC-V Assembly code for the RVfpga SoC

  • Understand, use and extend the Input/Output System of the RVfpga SoC

  • Understand and configure the microarchitecture of the VeeR EH1 CoreTM and test its different features using Performance Counters and industry-standard Benchmarks.

  • Execute programs on the Nexys A7 board (optional) and simulate programs on different simulation tools: Whisper instruction set simulator (ISS); Verilator-based RVfpga-ViDBo; RVfpga-Pipeline; and RVfpga-Trace.

Syllabus

Skip Syllabus
  • Welcome!
  • Chapter 1. Installation and Initial Demonstrations
  • Chapter 2. C Programming with the RVfpga SoC
  • Chapter 3. RISC-V Assembly Programming with the RVfpga SoC
  • Chapter 4. RISC-V Function Calls
  • Chapter 5. Mixing C and Assembly Functions in a Program
  • Chapter 6. Introduction to Peripherals and Input/Output
  • Chapter 7. More I/O: 7-Segment Displays
  • Chapter 8. More I/O: Timers
  • Chapter 9. Interrupts
  • Chapter 10. Delving Deeper into the RISC-V VeeR Core
  • Final Exam (Verified Track only)

Ways to take this course

Choose your path when you enroll.

Verified Track

Audit Track

Price

$149 USD

Free

Access to course materials

Unlimited

Limited

Expires on Feb 9, 2024

World class institutions and universities

edX support

Shareable certificate upon completion

Graded assignments and exams

Read our FAQsin a new tab about frequently asked questions on these tracks.

Interested in this course for your business or team?

Train your employees in the most in-demand topics, with edX For Business.
Purchase nowRequest information